THE DESIGN OF AN ULTRASOUND PHASED ARRAY CONTROLLER FOR USE IN HYPERTHERMIA

BY

STEVEN GARY SILVERMAN

B. S., University of Illinois, 1983

THESIS

Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering in the Graduate College of the University of Illinois at Urbana-Champaign, 1984

Urbana, Illinois

ACKNOWLEDGMENT

This thesis was a result of the ongoing research at the Bioacoustics Laboratory of the University of Illinois. The author wishes to thank Professor Charles A. Cain, Professor Richard L. Magin, and Professor Leon Frizzel for their guidance of the project. Grateful acknowledgement is given to those who helped with the preparation of this thesis. Thanks also to the other graduate students and department staff members for their help on the project. The author would also like to thank his parents for encouragement and assistance.

TABLE OF CONTENTS

CH	APTER]	PAGE
1.	INTROD	UCTIO	ON .	•	• •	•	•	•	•	•	•	•	•	•	•	1
2.	CONTRO TAPERE				ITH	A PH	ASEI	O A	RRA!	¥ 0:	F.	9	٠	•	6	4
3.	SERIAL	COM	MUNICA:	TION	PRO	TOCO:	L.	•	•	٠	•	٠	•	•	•	7
4.	CIRCUI	т наг	RDWARE	• ,	• •	•	•	•	•	٠	•	•	٠	•	•	13
		4.1	BOARD	LEV	EL C	VERV	IEW		٠	•	•	•	•	•	•	13
		4.2	MICRO	CONT	ROLI	ER B	OARI)	•	0		•	•	•	•	17
		4.3	CLOCK	BOA	RD	•	. •	•	•	•	•	•	•	•	•	19
		4.4	ELEME	NT D	RIVE	R BO	ARD	•	•	•	•	•	•	•	•	21
		4.5	LED D	ISPL	AY D	RIVE	R BO)AR	D	•	•	•	•	•	•	23
5.	SOFTWA	RE.		•		•	•	•	•	•	•	•	•	•	•	24
		5.1	SOFTW	ARE	OVER	VIEW	•	•	•	•	•	•	•	•	•	24
		5.2	CONFI	3 -	HARD	WARE	CON	IFI(GURA	TIC	NC	ROU	TIN	E.	•	24
		5.3	SINT -	- SE	RIAL	INT	ERRU	JPT	ROU	TI	NE	•	•	•	•	26
		5.4	TINT .	- TI	MER	INTE	RRUI	PT I	ROUI	INI	Ξ	•	•	•	•	28
6.	AREAS	FOR F	URTHE	R DE'	VELO	PMEN	r.	•	•	•	•	•	•	٠	9	30
		6.1	TRADE-	OFF	S	•	•	•		•	•	•	•	•	•	30
		6.2	ENHAN	CEME	NTS	•	•	•	•	•	•	•	•	•	•	31
7.	SUMMAR	Υ .	• •	•		•	•	•	•	•	•	•	•		•	34
APF	PENDIX A	A : 8	031 PI	ROGR	AM C	ODE	•	•	•	•	•	•	•	•	•	50
APF	ENDIX I	B : G	ENERA	ING	EPR	OM LO	OOK-	-UP	TAE	LES	3.	•	•	•	•	64
REF	'ERENCES	s.										•				68

LIST OF TABLES

TABLE		PAGE
1.	COMMANDS SENT FROM CENTRAL COMPUTER TO ARRAY CONTROLLER	. 9
2.	REPLIES SENT FROM ARRAY CONTROLLER TO CENTRAL COMPUTER	. 9
3.	PSUEDO-HEX DATA CODING	10

LIST OF FIGURES

FIGURE		PAGE
1.	SYSTEM OVERVIEW	. 34
2.	PHASED ARRAY OF TAPERED ULTRASOUND TRANSDUCERS	. 35
3.	LED DISPLAY	. 36
4.	SHARED BUS ARCHITECTURE	. 37
5.	MICROCONTROLLER BOARD SCHEMATIC	. 38
6.	MICROCONTROLLER BOARD COMPONENT LAYOUT	. 39
7.	CLOCK BOARD SCHEMATIC	. 40
8.	CLOCK BOARD COMPONENT LAYOUT	. 41
9.	SYNCHRONIZED GATING OF A CLOCK	. 42
10.	ELEMENT DRIVER BOARD SCHEMATIC	. 43
11.	ELEMENT DRIVER BOARD COMPONENT LAYOUT	. 44
12.	LED DISPLAY DRIVER BOARD SCHEMATIC	. 45
13.	LED DISPLAY DRIVER BOARD COMPONENT LAYOUT	. 46
14.	CONFIG FLOWCHART	. 47
15.	SINT FLOWCHART	. 48
16.	TINT FLOWCHART	. 49

CHAPTER 1

INTRODUCTION

Hyperthermia is currently undergoing evaluation as treatment for tumors, often in conjunction with other forms treatment such as chemotherapy or ionizing radiation. The qoal of hyperthermia system is to attain a specified temperature distribution within the tumor volume which is sufficiently higher than the normal body temperature to have therapeutic effect. Different parts of the tumor and surrounding healthy tissue have nonhomogeneous thermal conductivity. Bloodflow treatment area may be another variable which affects the rate of heating and cooling. To handle these varying parameters, a closed loop feedback control heating system may be necessary to achieve the desired temperature distribution essential for maximum therapeutic value.

An ultrasound phased transducer array can be used to create a relatively small heating spot which can be steered around within the tumor [Benkeser, 1983; Ocheltree, 1984]. Specific parameters of the transducer array including number, size, and spacing of the elements affect the actual size and shape of the heating focus, but are not part of the control scheme.

Figure 1 illustrates a proposed hyperthermia system with five major components (all figures appear following the closing summary). The central computer handles all operator interaction with the system and performs the computations for any complex thermal modelling necessary for control of the heating. It is

linked with two 8031 microcontroller based subsystems by RS-232C Standard serial connections.

The central computer designates a series of small volumes within a predefined three-dimensional coordinate axis system which are to be heated, along with information about the amount of heating at each point. The array controller uses the information to generate signals for excitation of the individual elements of the array. These outputs are square waves of a specified frequency, with specific phasing relative to one another. They are amplified and transmitted to the individual elements of the transducer array in order to create a point of focus.

This thesis describes the design of an array controller which has been constructed for use in a prototype phased array applicator system. The term system will hereafter refer to the hardware and software of the array controller unless specified otherwise. A small portion of the hardware remains incomplete (see Section 4.3), but most of the project has been constructed and the correct operation verified with a logic analyzer. The organization of material in this thesis was intended for the benefit of those who use the array controller for further development of a hyperthermia system, or for implementations of future improvements in the array controller.

The thesis is divided into seven major chapters. Chapter 2 describes the control scheme for heating with a phased array of ultrasound transducer elements. Chapter 3 discusses the communication protocol used over the serial link between the central computer and the array controller. Chapter 4 illustrates and describes the operation of the circuit hardware within the

array controller. Chapter 5 describes the assembly level software of the Intel 8031 microcontroller, a single chip processor located within the array controller. Chapter 6 presents some possible areas for future development and Chapter 7 contains a closing summary. Appendix A contains a full listing of the 8031 software, complete with hexidecimal object code and comment field. Appendix B describes the EPROM look-up tables and includes a program for generating the tables with an Apple IIe computer.

CHAPTER 2

CONTROLLED HEATING WITH A PHASED ARRAY OF TAPERED TRANSDUCERS

Controlled heating within a volume of tumor tissue is the basic goal of the hyperthermia system. The solution is often complicated by non-uniform thermal conductivity in the tumor and surrounding normal tissue. Bloodflow in the treatment area may change during heating, requiring dynamic control to maintain stable temperatures during treatment.

The ultrasound transducer array used in the project has a relatively small focus which can be steered electronically within a larger field of treatment. The amplifiers for the excitation signals of each element operate at a single power level so the array can operate at only two intensity levels, full-on or full-off. The power delivered to points in the treatment area can be controlled by turning the array on and off (creating duty cycle modulation of power).

The treatment field is viewed in a three-dimensional coordinate-axis grid. The origin of the imaginary grid is at the center of the array, as illustrated in Figure 2. The focus in one dimension is created by exciting all of the tapered elements at the same frequency. The other two dimensions of focus can be controlled by proper phasing using presettable counters [Benkeser, 1983]. Sixteen coordinates are defined along each axis and the array can be focused at any of the 4096 nodes of the resulting imaginary grid. The size and shape of the focus are determined by the physical parameters of the array [Ocheltree, 1984].

In order to heat a volume larger than the focus point, a string of (X,Y,Z) coordinate points is heated one after the other in a continuous scan path. The heating at each point is controlled by the percentage of time the array is focused at that point. The net heating within the entire treatment area is controlled by leaving the array unexcited for an adjustable period of time between the heating of each consecutive point. However, if individual points are not heated frequently enough the temperature at some points may begin to exhibit thermal ripple. To avoid this undesirable effect, the repetetive scanning of all points must be done rapidly.

The heating level at each point is controlled by two factors. The first is a relative intensity factor for each point, called R, which specifies an integer intensity level from 0 to 8 for each point in the scan path. The second is an overall path intensity factor, called θ , which scales the amount of heating at all points proportionately. The θ term can have any integer value from 0 to 8.

A "data point" is defined as the combination of X, Y, and Z coordinates of a heated point, along with the relative intensity factor R for that point (the X, Y, and Z coordinates have integer values from 0 to 15). A "scan path" is a string of data points used to specify a pattern for heating with the transducer array (it may contain up to 255 data points). A time interval, referred to as "timeslice," is also a part of the control scheme.

The control scheme operates in the following way:

- STEP 1 Examine X, Y, Z, and R of the first data point in the path.
- STEP 2 Examine the current value of Θ .
- STEP 3 Excite the array, focusing at the axes coordinates for Θ * R timeslice periods (Θ * R will have an integer value between 0 and 64).
- STEP 4 No transducer excitation for the remaining $64 (\Theta * R)$ timeslice periods.
- STEP 5 Examine the next data point in the scan path (X,Y,Z,R).
- STEP 6 Return to STEP 2.

For a given scan path, some factors can be adjusted while scanning. If temperature throughout the treatment field becomes too high or low, the overall intensity factor can be adjusted. If the scan rate is too fast or slow, the timeslice period can be adjusted. However, a whole new scan path must be initiated if the distribution of heating is not correct.

CHAPTER 3

SERIAL COMMUNICATIONS PROTOCOL

The central computer determines a pattern of heating to be applied by the transducer array. This information must be transmitted to the array controller. An RS-232C Standard interface allows the two devices to communicate with each other. RS-232C is the most common method of interfacing computers and peripherals today [Nichols, Nichols, Musson, 1982].

A minimum implementation of the standard is used in the hyperthermia system, consisting of only three lines between the two devices (RS-232C defines the function of hardware handshaking lines, but they are optional). The three lines are: pin 2 - TxD, pin 3 - RxD, and pin 7 - Signal Ground. The array controller is configured as Data Terminal Equipment (DTE), so the port of the central computer should be configured as Data Communication Equipment (DCE) [Henry, 1980].

American National Standard Code for Information Interchange (ASCII) was chosen for the serial format of information transfer. A single start bit designates the start of a 10-bit transmission frame followed by seven data bits which specify a character or number, a single parity bit for error detection, and a single stop bit. The hyperthermia system uses even parity, which specifies that the parity bit is chosen so that each transmission contains an even number of logical ls. An advantage of the RS-232C/ASCII protocol is that a standard computer terminal can be used to emulate the central computer for testing and simple operation of the array controller. However, special care must be taken when

connecting the controller directly to a terminal since most terminals are in the DTE configuration. A special cable which allows the connection of two DTE devices must be used.

The central computer sends commands and data to the array controller, and the array controller sends replies back to the central computer when it has completed execution of commands. The command-reply format was chosen to ensure synchronization and error detection within the hyperthermia system. A reply is sent for each command received, indicating either successful execution of the specified operation or a type of error encountered which prevented execution. The central computer must wait for a reply after sending a command and its data to the array controller in order to prevent overwriting the controller's serial input buffer.

Tables 1, 2, and 3 are a summary of the commands, replies, and data used in the serial communications.

Two of the commands in Table 1 require data to be sent after the initial command character. The data are sent from the central computer in a predefined format for each command, and no reply for the command is sent from the array controller until all data are received. The array controller can accept data at the maximum transmission rate of the 2400 BAUD configuration (the BAUD rate can be increased up to 19200 BAUD if an 11.069 MHz crytal is used with the 8031 microcontroller and the array controller will still be able to accept data at the maximum transmission rate). After all of the data are received by the array controller and it has executed the command, a reply is sent to the central computer.

TABLE 1. COMMANDS SENT FROM CENTRAL COMPUTER TO ARRAY CONTROLLER

Command	ASCII Character	Binary Form (with parity) of ASCII Character
Restart	R	11010010
No-operation	N	01001110
Begin scanning	В	01000010
Stop scanning	S	01010011
Timeslice (requires data)	T	11010100
Path (requires data)	P	01010000
O intensity factor = 0	0	00110000
<pre>9 intensity factor = 1</pre>	1	10110001
0 intensity factor = 2	2	10110010
0 intensity factor = 3	3	00110011
θ intensity factor = 4	4	10110100
O intensity factor = 5	5	00110101
0 intensity factor = 6	6	00110110
O intensity factor = 7	7	10110111
0 intensity factor = 8	8	10111000

TABLE 2. REPLIES SENT FROM ARRAY CONTROLLER TO CENTRAL COMPUTER

Reply	ASCII Character	Binary Form (with parity) of ASCII Character
command executed	С	11000011
error- cannot begin scan without path	A.	01010110
error- parity error in received frame	W	11010111
error- data out of bounds	X	11011000
error- unrecognized command	Y	01011001
error- error detected in hardware test	Z	01011010

TABLE 3. PSUEDO-HEX DATA CODING

Binary value of Data	ASCII Character	Binary Form (with parity) of ASCII Character
0000	0	00110000
0001	1	10110001
0010	2	10110010
0011	3	00110011
0100	4	10110100
0101	5	00110101
0110	6	00110110
0111	7	10110111
1000	8	10111000
1001	9	00111001
1010	•	00111010
1011	;	10111011
1100	<	00111100
1101	==	10111101
1110	>	10111110
1111	3	00111111
— — —	-	* * *

^{* -} These columns contain the actual binary value being represented

The commands operate in the following way:

Restart (R) - Instructs the array controller to perform a reset operation. This software reset causes a program jump to address 0000, the same as a hardware reset.

The reset command is the only command recognized by the array controller when data are expected.

Software performs some simple tests of the hardware and initializes registers inside the microcontroller which are used by the interrupt routines.

No-operation (N) - The array controller just sends back a reply.

- Begin scanning (B) The controller begins heating the treatment area by exciting the array. The most
 recent path since the last reset is used.
 - Stop scanning (S) Halts excitation of the array. Scanning can be re-initiated by the Begin command.
 - Timeslice (T) Adjusts the speed of scanning as described in

 Chapter 2. The actual period of a single time

 slice is determined by the equation:

 period = [12/microprocessor crystal freq.] *

 [2⁷ * (16-HEX value of data)]
 - Path (P) Creates a new scan path. After receiving the command character, the array controller automatically inhibits any further heating of the old scan path. A reply is not sent until all the data for a path are received or an error is detected in the data.
 - Overall intensity factors 0,1,2,3,4,5,6,7,8
 These 9 commands adjust the θ intensity factor of the scan control.

Table 2 describes the replies which are sent back to the central computer by the array controller. If an error is detected, the array controller sets an internal error flag in addition to sending one of the special error replies. When the

flag is set, all excitation of the transducer array is stopped and all characters received from the central computer are ignored except R (which functions normally and may clear the error flag).

Table 3 defines ASCII characters which are used to represent the 16 values of a Hex digit. The ASCII characters chosen contain the 4-bit binary value they represent within their own 8-bit binary representation. The Timeslice command requires a single psuedo-hex character for data. The Path command requires a variable length string of data. The first two characters in the data string specify (in HEX) the number of data points in the scan path. Four characters of data are then expected for each data point (X,Y,Z,R). X, Y, and Z can be any psuedo-hex characters, while R must be a character representing a value from 0 to 8.

EXAMPLES

0,2,1,1,1,4,>,>,6 (0 is the first data character)

specifies a data path with two points. The first is

point (1,1,1) at relative intensity 4, and the second
is point (14,14,14) with relative intensity 6.

1,4,

specifies a data path with twenty data points $(1 \ 4 \ \text{hex} = 20 \ \text{decimal})$.

CHAPTER 4

CIRCUIT HARDWARE

4.1 BOARD LEVEL OVERVIEW

The array controller is constructed on a series of 4.5 by 6.5 inch wire-wrap circuit cards. Each card includes a 56 pin edge connector which plugs into a common bus, often called a backplane. The physical dimensions of the circuit cards meet the STD BUS STANDARD specifications, but the 56 lines of the backplane are not used according to the standard. In the array controller the lines of the edge connector bus are defined in the following way:

```
pin 3 - Logic Ground
pin 4 - Logic Ground
pin l - Logic Power (+5 V)
pin 2 - Logic Power (+5 V)
pin 55- Auxiliary +12 V
pin 56- Auxiliary -12 V
pin 5 - Serial Transmit (TxD)
pin 6 - Serial Receive (RxD)
pin 37- "EXCITE" flag
pin 38- "ERROR" flag
pin 50- Auxiliary Clock
pin 32- Data Strobe* (active low)
pin 33- I/O Select* (active low)
pin 48- Reset* (active low)
pin 15- X(3) most significant bit of X coordinate
pin 17- X(2)
pin 19- X(1)
pin 21- X(0) least significant bit of X coordinate
pin 23 - Y(3)
pin 25- Y(2)
pin 27- Y(1)
pin 29- Y(0)
pin 24 - Z(3)
pin 26- Z(2)
pin 28- Z(1)
pin 30- Z(0)
```

All other pins are unused.

The hardware of the array controller is divided into several functional blocks, and each block is contained on a circuit card. The cards communicate with one another over the edge connector bus. In this way, each card is a semi-independent unit and all interaction between the individual blocks of the system can be observed by monitoring the signal lines of the backplane.

The division of hardware onto many small cards offers several advantages. Once the communication between the cards has been determined, each card can be designed and debugged independently. The functional division of hardware onto small circuit cards should also simplify repair of the system. The failure of an integrated circuit chip or a wire will usually cause the failure of a single board which can be identified and repaired. The modular design also adds versatility and flexibility. Future modifications can be implemented by adding additional cards or by modifying old ones. Multiple cards of the element driver board design can be used to expand the system and allow for different array configurations.

There are also some disadvantages to implementing the system on many small cards instead of a single large circuit board. Each of the small cards requires signal buffers and/or drivers for connection to the backplane bus. These buffers require additional ICs which increases the system cost and power supply requirements. Some functional overlap between the small circuit cards may lead to redundant hardware which also increases the number of ICs. The edge contacts on the circuit cards and the connectors of the backplane also add overhead cost and complexity to the system. The mechanical contacts of the edge connectors are a possible

source of trouble, since they can provide poor electrical contact and introduce electrical noise to the signals on the bus.

An overview of the hardware at the board function level will outline the design. The array controller is divided into four functional blocks, each implemented on a single card with the exception of the element driver function which may be distributed over several identical cards. The four card designs are microcontroller board, clock board, LED display driver board, and element driver board(s). Details of the circuitry are included in Sections 4.2 through 4.5, while the remainder of this chapter presents an overview of each card design.

The microcontroller card coordinates the operation of It performs the serial communication entire array controller. with the central computer and regulates the operation of the other boards within the array controller. A microcomputer chip resides this board, along with an Erasable Programmable Read Only Memory (EPROM) chip which contains the array controller software described in Appendix Α. Special hardware on the microcontroller board interface with the RS-232C serial lines whose voltages are not directly compatible with the TTL voltage levels of the 8031 serial port.

The clock board generates a clock signal which is used by the element driver board(s). The presence of this clock on the backplane bus causes excitation of the transducer elements. The frequency of the clock determines the point of focus along the Y-axis. The microcontroller board controls the selection of one frequency from 16 possible values, and then uses a flag on the backplane to enable the clock board output onto the backplane.

The frequency of the clock board output must be eight times the desired excitation frequency for the transducers, since the element driver board(s) divide the clock down in order to synthesize phase differences necessary to focus the array in the X and Z directions.

The element driver board(s) creates the relative phase differences between the signals to the individual elements of the transducer array. The microcontroller board sends X, Y, and Z coordinates to the element driver board(s), where the coordinates are used to select initial count values stored in EPROM look-up tables. These count values are loaded into counters which control the focus of the array [Benkser, 1983]. Each element driver board has eight outputs which can excite up to eight transducers. Several identical boards (with different EPROM look-up tables) can be used simultaneously to excite arrays with more than eight elements.

The LED display driver board connects to the LED display shown in Figure 3. The display simulates the coordinate point focusing of the transducer array in the imaginary threedimensional axis system. The X and Y axes are represented with a 16 by 16 matrix of LEDs and the Z axis is represented by a column of 16 LEDs. Whenever the transducers are being excited, one LED will be illuminated on each display to indicate the coordinate focus. The brightness of each LED during the rapid heating of points in a scan path should reflect the percentage of time spent heating that spot, and therefore, the relative intensity. brightness indication of duty cycle at each point is very crude, but provides some simple visual feedback of the heating pattern.

4.2 MICROCONTROLLER BOARD

The microcontroller board regulates the operation of all the other boards. An Intel 8031 microcontroller and its support hardware provide the "intelligence" of the array controller.

The following discussion assumes a basic knowledge of microprocessors or computer hardware design and operation. This background can be found in many college level textbooks (e.g., Microprocessors/Microcomputers: An Introduction by Donald G. Givone and Robert P. Roesser, McGraw Hill). A comprehensive discussion of the Intel 8031/8051 microcontroller family can be found in the Intel publications listed as references for this thesis.

is one special characteristic of the 8031 microcontroller which deserves special attention. The 8031 was designed as a processor for dedicated control applications. It peforms better than a general purpose microprocessor in control applications, but cannot function well in a general purpose architecture due to differences in I/O structure. In a general architecture, all communication with the processor takes place over a data bus and an address bus as illustrated in Figure 4. The processor is usually able to wait for data from slow memory, and is able to relinquish control of the busses for block data The 8031 does not have the capability to easily support these features, but instead provides an I/O structure which is well suited to single binary bit control signals which are more common in control applications.

A schematic and board layout of the microcontroller are shown in Figures 5 and 6, respectively. The major components are the 8031 microcontroller chip (IC 3), a 4K-byte EPROM (IC 7), a 2K-byte RAM (IC 6), and special buffer gates for the RS-232C connections and reset signal (ICs 1 and 2). There are also some buffers and a latch (ICs 4 and 5). The offboard connections, indicated by the letter E, go to the edge connector of the circuit card which plugs into the backplane.

Most pins of the 8031 are used for standard support of the 4K EPROM and 2K RAM. These connections are described in the Intel data books. However, two pins are used for special functions in the array controller. The "EXCITE" flag comes from P3.4 of the 8031 and goes to line 37 on the bus. It is activated when the transducer elements of the array are to be excited. The "ERROR" flag comes from P3.5 and goes to line 38 of the bus. It can be activated by the processor if an error is detected. The high order address bit of the 8031 is also sent out on the bus (line 33).

The microcontroller board sends (X,Y,Z) coordinates to other boards in the system for focusing of the array during scanning. Each of the three coordinates requires a 4-bit field for a total width of 12 bits. The 8031 has an 8-bit data field and a 16-bit address field. The 12 bits of coordinate data are more easily transferred from the 8031 as an address. When the processor sends coordinates to the rest of the system, it performs an external memory READ with the most significant address bit equal to "1" and the low order 12 address bits specifying the coordinates. The high address bit becomes an I/O select signal on the backplane

bus. The RD* data strobe of the 8031 is also connected to the backplane bus (line 32 - Data Strobe*) in order to provide a strobe signal for the transfer. The data RAM (IC 6) will send a byte of data to the 8031 during this process, but the result is simply ignored by the 8031.

4.3 CLOCK BOARD

The clock board provides a selectable frequency source for the clock inputs of the counters on the element driver board(s). The focus of the array along the Y-axis is a direct function of this signal on the backplane bus (line 50). Figures 7 and 8 are a schematic and a component layout of the clock board. The major components of the circuit are a latch/buffer (IC 3), a D-type flip flop (IC 1), some buffers (IC 5), and a digitally controlled clock source (indicated by the dashed line box in Figure 7). The exact requirements of the digital clock source were not fully determined at the time of this writing, so the specific implementation of the selectable frequency clock source was left for later development.

There are three steps in the operation of the clock board. These are

STEP 1: The processor strobes an X, Y, Z coordinate point out on the bus, and the 4-bit Y-axis coordinate is latched into IC 3. The latch input is enabled when both the I/O Select* and Data Strobe* signals from the bus are simultaneously low.

STEP 2: The digitally controlled clock source output stabilizes at a frequency which corresponds to the 4-bit binary value received at its input. This clock can be free running and unsynchronized with the rest of the system.

STEP 3: The frequency source is gated by the "EXCITE" flag from the bus (line 37) and the resulting signal goes to the Auxiliary Clock (line 50) of the bus.

A flip flop (IC 1) is used to synchronize the "EXCITE" flag with the free running clock source before taking the logical OR of the two signals. The synchronization is necessary to prevent glitches in the Auxiliary Clock signal on the bus, as illustrated in Figure 9. If the very short pulses caused by a nonsynchronized gating were to appear on the bus, they might cause some counters on the element driver board(s) to advance their count while not being recognized by other counters. This would modify the relative phasing of the individual elements and would likely destroy the focus.

A few notes of caution are in order. First, the TTL LS-TTL type components used in the array controller will not operate at frequencies above 20 or 30 MHz. If the maximum clock frequency is 20 MHz, the maximum excitation frequency for the transducer elements is eight times less (roughly 2.5 MHz). Second, the output from the controlled clock source should stablize within one instruction cycle time of the 8031 to ensure that the clock will be stable before the "EXCITE" flag can be reactivated by the microcontroller board.

4.4 ELEMENT DRIVER BOARD

The element driver board(s) generates the outputs to the transducer elements. The outputs are all square waves of the same frequency, but the relative phase of the various outputs determines the focus along the X and Z axes. The schematic and component layout for an element driver card are shown in Figures 10 and 11. Each board contains four 4K-byte Electrically Programable Read Only Memories (EPROMs), eight 4-bit presetable counters (ICs 2,3,5,6,10,11,13,14), eight NOR logic 50-ohm line driver gates (ICs 7 and 8), and buffers for the inputs from the bus (ICs 16 and 18). There are also some additional logic gates.

Each EPROM contains a look-up table which converts all of the possible X, Y, Z coordinate combinations into initial count load values for the counters of two elements in the array. The counters, which are loaded with values from the EPROMs, receive a clock signal from the bus (line 50) when the array is to be excited. The most significant bit of each counter becomes the excitation signal for an element of the array.

The contents of the EPROM look-up tables must be generated ahead of time. They take into account the location of the specific pair of elements which that EPROM controls, the Y-coordinate frequencies, and the location of the X and Z coordinates relative to the origin at the center of the array. A program to generate these tables for a variety of array configurations is presented in Appendix B.

The EPROM tables are used to load the counters with initial count values whenever the microcontroller board sends a new X, Y,

Z coordinate point out on the backplane bus. The "EXCITE" flag should be deactivated by the microcontroller card when this operation takes place. The actual binary coordinate values from the bus are used to form an address for the EPROMS. The Z coordinate forms the high order address bits, X the middle, and Y the low order bits. The outputs of the EPROMS are enabled by the I/O Select* signal from the bus (line 33). The Data Strobe* (line 32) then strobes counter load values from the EPROM outputs into the counters. The counters are now ready to receive a square wave from the Auxiliary Clock line of the bus which will cause excitation of the phased elements.

One output of each counter is connected to one input of a NOR logic line driver gate. The other input of each NOR gate is connected by a jumper to a logic function of the "ERROR" flag (line 38) and the "EXCITE" flag (line 37). This provides a safety feature, whereby the elements cannot be excited if the "ERROR" flag is set or if the "EXCITE" flag is not set. The jumper is used in place of a simple wired connection to allow for possible future array designs where it is necessary to excite only a subset of the elements in order to focus at some points. In this case, the jumper could be removed from each driver board in the system and replaced by a cable running to some additional hardware which would perform the element selection.

4.5 LED DISPLAY DRIVER BOARD

The LED display driver board controls the LED display shown previously in Figure 4. The schematic and component layout of the board are shown in Figures 12 and 13. The display simulates the focusing of the transducer array at nodes of the imaginary axis grid. The LED display is connected to the LED driver board by a 50 pin connector on the board denoted by Hl in the figures.

The circuit card contains latches for the focus coordinates (ICs 8 and 9), a 4-to-16 decoder (IC 7), two open collector ouput 4-to-16 decoders (ICs 3 and 4), inverter drivers for the LED matrix display (ICs 5 and 6), buffers for connections with the bus (ICs 11, 12, and 13), and some additional logic gates. There are also two Dual In Line (DIP) packages of resistors, used to limit current for the LED matrix. A single LED on the circuit card provides a visual display of the "ERROR" flag status.

When the I/O Select* and Data Strobe* lines of the bus are both activated by the microcontroller board, the LED driver board latches the X, Y, and Z coordinates for a new focus from the bus. The Y coordinate causes one output of the 4-to-16 decoder IC 7 to go low, which causes the output of one inverter of IC 5 or IC 6 to become high. When the "EXCITE" flag is activated, one output of each 4-to-16 open collector decoder will become capable of sinking current. The X coordinate is decoded by IC 3, which selects a column of the LED matrix, and IC 4 decodes the Z coordinate, which selects one LED of the Z-axis bar graph display. However, if the "ERROR" flag is ever activated, the open collector drivers are both disabled which prevents the illumination of any LEDs.

CHAPTER 5

SOFTWARE

5.1 SOFTWARE OVERVIEW

The assembly level program code for the Intel 8031 on the microcontroller board is listed in Appendix A. The program is divided into three sections. The CONFIG routine performs some hardware test algorithms and then configures the microcontroller chip internal hardware by loading Special Function Registers (SFRs) within the 8031. The second and third segments are interrupt service routines. The SINT routine is the serial interrupt routine which provides for serial communication with the central computer via the built-in serial port. The TINT routine is the timer interrupt routine which services interrupts generated by an internal counter/timer. The TINT routine directs the array focus and creates on-off intensity control of the heating.

5.2 CONFIG - HARDWARE CONFIGURATION ROUTINE

A flowchart of the CONFIG routine is shown in Figure 14. The program is initiated by a hardware reset of the processor chip, or by the execution of a software reset command received from the central computer.

The program tests the ability of the processor to access external RAM and several internal registers. A stuck-at-fault model is used, which assumes that in the event of a hardware fault the input or output of a device may become fixed at a value of

logic 1 or logic 0. This model may also detect other types of faults. Stuck-at-fault models are often used to test integrated circuits [Muehldorf and Savakar, 1981]. The memory access test will detect stuck-at-0 and stuck-at-1 faults in the 11 address lines and in the eight data lines of RAM [Sohl, 1977]. The test covers the 8031 ports, the address latch and buffers, and the RAM chip itself. Any broken connections will also be detected, since TTL circuitry defines an unconnected input as a fixed logic 1. The implementation details of the test are described in the comment field of the program listing included in Appendix A.

CONFIG routine also programs the Special Registers (SFRs) of the 8031, which in turn control the special internal hardware. A 16-bit counter/timer is configured to generate interrupts at regular intervals (when the interrupt is enabled). A full-duplex serial port is configured for communication with the central computer. The interrupt priorities are assigned so that serial port interrupts receive lower priority This is necessary to maintain real-time than timer interrupts. control of the array when scanning.

A hardware reset is automatically initiated upon power-up of the system. After performing a hardware test and configuration, the program flow enters an infinite loop which performs no further operations. The loop is only exited to service interrupts and resumes execution upon return from an interrupt handling routine. When a software restart is performed, part of CONFIG is executed within the serial interrupt call.

5.3 SINT - SERIAL INTERRUPT ROUTINE

A flowchart of the SINT routine is shown in Figure 15. This interrupt routine is initiated by the microcontroller's internal serial port. An interrupt occurs following the completion of a full frame serial transmission or reception. The software must determine whether the interrupt was due to a reception interrupt flag (RI) or a transmission interrupt flag (TI).

To initiate a transmission, the SINT routine moves a byte of data to the serial port output buffer. The actual serial transmission including start and stop bits is then performed independently by the hardware. The TI flag is set by hardware at the end of a transmission, and an interrupt is generated to convey the information back to the software program. In the event of a reception by the serial port hardware, the RI flag is set after an entire frame has been received and the data portion of the frame placed in a buffer register.

The SINT routine also processes the information received when a reception interrupt occurs. The first step is a check for the restart command character. If this command is detected (along with proper parity) a program jump occurs to perform a portion of the CONFIG routine for fault testing and re-initialization of internal registers. A program jump back to SINT occurs from CONFIG for completion of the interrupt service routine. If the received character does not translate to a restart command and the error flag of the microcontroller is set, the received character is simply ignored by the array controller.

If there is no restart command, if the error flag is not set, and if the parity is correct, then SINT processes the received character as data or a command. When a previously received command requires additional data, the SINT routine assumes this character is part of that data. If the received character fits within the value boundries for the type of data expected, is stored. When data are not expected for a previous command, the new character is assumed to be a command. If it does not match any of the defined character codes, the error flag is set and transmission of an error code character is initiated. command is identified which requires no data, or when the final data for a command are received, the command is executed and transmission of the "command executed" reply code character initiated before returning from the interrupt call. When more data are expected for a command, the routine performs a from interrupt without initiating any transmissions.

The SINT routine maintains an internal status flag which indicates any uncompleted transmissions. This flag is checked before any new transmission is initiated. If the flag is set, the program performs a small loop not indicated in the flowchart. It waits for the TI flag to be set, clears the TI flag, and begins the next transmission. This bypasses the normal procedure which would involve a separate call of SINT to clear the TI flag.

5.4 TINT - TIMER INTERRUPT ROUTINE

A flowchart of the TINT routine is shown in Figure 16. An internal counter advances once for every instruction cycle of the 8031. A counter overflow occurs when the binary count advances from lll...l to 000...0. The TINT routine is initiated whenever the timer interrupt is enabled and the timer/counter overflows. By loading the counter with a 16-bit binary value, the interval between interrupts can be regulated.

The first step in the TINT routine is a reload of the 16-bit counter which will determine the time period before the next counter overflow and interrupt call. The binary number is lllllABCD0000000, where the value of the ABCD field has been defined by timeslice command data. If ABCD = 0000, then the next counter overflow will occur after 2024 instruction cycles of the processor. If ABCD = llll, then the next overflow occurs after l28 instruction cycles of the processor. To ensure that the present interrupt call will be completed before the possibility of another overflow, TINT must never require more than 128 instruction cycles to execute.

The TINT routine performs the controlled heating scheme discussed in Chapter 2. When scanning the heated points with the transducer array, 64 timer/counter interrupts occur for each point as the path is scanned. If the interrupt interval is increased, the rate of scanning is reduced. When the path includes a large number of points, the period between consecutive heatings of each individual spot will increase. The timer/counter interrupt which initiates TINT is enabled and disabled by SINT.

The TINT routine is executed 64 times for each data point as the array focus is scanned from one point to the next point. The corresponding 64 periods are divided into on-cycles and off-cycles for the array. For each on-cycle, the transducers are excited to create a spot of heating at coordinates specified by the data point. During any off-cycles, the outputs to the transducers do not cause excitation, and no ultrasound heating occurs.

The flowchart of TINT is complicated by the prefetch of stored data points from RAM. As the scan proceeds from point-to-point, a prefetch brings the next data point into the 8031 (from RAM) during the 64th cycle of the previous data point. This is necessary to avoid a period of dead time in the scanning operation when switching to a new data point. The TINT routine not only prefetches the next data point, but also calculates the number of on and off cycles for the next spot based on the point's relative intensity factor (R) and the current overall path intensity factor (Θ). After each prefetch, the new "X, Y, Z" flag is set. It indicates that the coordinates of the focus are to be changed at the beginning of the next execution of TINT.

The flowchart does not indicate the initialization values of ON, OFF, and the "new X, Y, Z" flag. These values are loaded by SINT before enabling the timer/counter interrupt. The scan always begins at the first spot in the defined scan path and performs a single off-cycle to allow prefetch of the first data point from RAM.

CHAPTER 6

AREAS FOR FURTHER DEVELOPMENT

6.1 TRADE-OFFS

Many design trade-offs were encountered during the design of the array controller. While the present design was intended for maximum versatility, future developments may require a re-evaluation of the decisions made.

The first major trade-off involved hardware versus software. In the present design, the array controller converts X, Y, Z coordinates into initial counter load values by the use of look-up tables stored in EPROMs. This requires the initial load values for every possible X, Y, Z combination to be calculated ahead of time and stored in the EPROMs.

Another possibility would be to use the 8031 microcontroller already within the system to perform the necessary calculations for just those points chosen in each specific scanpath. The counter load values could be calculated and stored in RAM for use when focusing the array. This scheme might work reasonably well in a system with only a few elements, but becomes impractical for more than 15 or 20 elements. Scanning speed is the major problem. It would take the 8031 several seconds to calculate the counter load values for even a small number of scan points, so every time a new path was initiated all heating would be stopped while the values were calculated. Even after the initial count values were calculated for all points, the 8031 would require many instruction cycles to retrieve values and load the many counters each time the focus was shifted to a new point in the scan path.

In the present design, the 8031 is isolated from the physical parameters of the actual transducer array. If the array is changed, the contents of the EPROM look-up tables must be recalculated, but no changes are necessary in the 8031 assembly code.

A second trade-off involves the speed of scanning and the number of possible heating intensity levels. The number of timer cycles spent at each point in the scan path is determined by the product of the number of relative intensity factors and the number of possible overall intensity factors (8 * 8 = 64 in the present system). The minimum timer interrupt period is limited by the execution time of the interrupt service routine and cannot be reduced. If the maximum number of points in a scan path could be reduced, or if thermal ripple at the points in a slower scan was found acceptable, the number of cycles spent at each point could be increased and more levels of control could be implemented.

6.2 ENHANCEMENTS

The reliability of the array controller could be improved in several ways. At present, there is no feedback from the EPROM outputs to the 8031. This would allow the 8031 to verify that EPROMs were in place and to perhaps identify them from the contents of some specific address. Hardware could be added to monitor the excitation outputs, since there is no way for the system to detect a malfunctioning counter on the element driver

card(s) in the present system. Software could perform additional tests of the 8031 and other hardware within the array controller.

Another improvement would be the ability to store multiple scan paths within the array controller. The 2K-byte RAM on the microcontroller board is capable of storing data for up to four complete paths of 255 points each. Additional commands could allow the central computer to send several paths to the array controller and switch from one to another for scanning.

CHAPTER 7

SUMMARY

In this thesis I have presented the design of an ultrasound phased element array controller which will function within a hyperthermia treatment system. A scheme for controlled heating with a focus point was developed, along with a protocol for communication between the array controller and a central computer. The array controller will operate with a variety of array configurations. It incorporates an imaginary grid of focus points and EPROM look-up tables for loading counters with initial count values which create the element phasing.

The array controller has been designed and documented in a modular fashion. The intention was to simplify future development and modification.




Figure 1. System Overview





Figure 2. Phased Array Of Tapered Ultrasound Transducers






Figure 3. LED Display




Figure 4. Shared Bus Architecture





Figure 5. Microcontroller Board Schematic



Component Side View

Figure 6. Microcontroller Board Component Layout






Figure 7. Clock Board Schematic



Component Side View

Figure 8. Clock Board component Layout



WAVEFORM 1 - "EXCITE" FLAG SIGNAL FROM BUS

HAVEFORM 2 - CLOCK SOURCE OUTPUT

HAVEFORM 3 - LOGICAL OR OF T AND 2

MAVEFORM 4 - SYNCRONIZED GATING OF CLOCK USING FLIP-FLOP

Figure 9. Synchronized Gating Of A Clock





FIGURE 10. Element Driver Board Schematic



Component Side View

Figure 11. Element Driver Board Component Layout





Figure 12. LED Display Driver Board Schematic



Component Side View

Figure 13. LED Display Driver Board Component Layout




Figure 14. CONFIG Flowchart




Figure 15. SINT Flowchart




Figure 16. TINT Flowchart

APPENDIX A

8031 PROGRAM CODE

This appendix includes the program code for the 8031 microcontroller chip on the microcontroller circuit board. The 8031 assembly code was cross-assembled with a commercial software package running on an Apple IIe computer equipped with special CP/M 80 software/hardware. The cross assembler is titled XASM51 8051 CROSS ASSEMBLER Version 1.07 by Avocet Systems Incorporated. It accepts input of a CP/M text file and creates an output file which is in Intel Hex Format. The Intel Hex file can be converted to a file of pure binary object code by commands in the CP/M operating system.

The assembler requires the origin of the assembled object code to be placed at or above the address 100Hex. Interrupts in the 8031 cause jumps to addresses below 100Hex. To bypass this problem, the interrupt service routines were placed at addresses above 100Hex by the assembler and several bytes of 8031 binary instruction code were appended to the output file of the assembler. The added instruction bytes cause program jumps from the hardware-fixed interrupt addresses to the assembled service routine addresses (which are above 100Hex). The appended code bytes are described in the comment field at the beginning of the cross assembler generated listing included in this appendix.

Definition of some terminology and mnemonics used in the program code may be helpful.

XYBUFF, ZRBUFF - Buffers for the three axis coordinates and the relative intensity factor of the data point.

OBUFF - Buffer containing the current overall intensity factor.

TSLICEH, TSLICEL - Contain the high and low bytes of the 16-bit binary value used to reload the interrupt counter/timer.

TEMPH, TEMPL - A temporary buffer for the value of a 16-bit external memory address pointer.

LENGTH - Contains the number of points in the scan path.

COUNT - A pointer to a particular point within the path. (register 02 of the 8031)

ON - Indicates the number of remaining time cycles the array will be excited while focused at the present coordinates.

(register 00 of the 8031)

OFF - Indicates the number of remaining time cycles for which the array will not be excited, before moving on to the next data point.

(register 01 of the 8031)

DSW - Data Status Word ; 8 single-bit flags which indicate data is expected

DSW.7 - LENGTH (high HEX digit)
DSW.6 - LENGTH (low HEX digit)

DSW.5 - X coordinate of a data point DSW.4 - Y coordinate of a data point DSW.3 - Z coordinate of a data point

DSW.2 - R intensity factor of a data point

DSW.1 - Timeslice (single HEX digit)

ISW - Interrupt Status Word; 4 single-bit flags

ISW.7 - "new X, Y, Z" flag

ISW.6 - scan path available flag

ISW.4 - serial transmission in progress

ISW.3 - hardware reset

"ERROR" flag - P3.5 of the 8031 = line 38 of the backplane

"EXCITE" flag - P3.4 of the 8031 = line 37 of the backplane

```
ARRAY CONTROLLER (V2.3)
              ; ¥
                                                 ВΥ
              ;*
                                           STEVEN SILVERMAN
                              UNIVERSITY OF ILLINOIS AT CHAMPAIGN-URBANA
                                   BIOACOUSTICS RESEARCH LABORATORY
              :* THIS SOFTWARE WAS WRITTEN FOR CONTROLLING A TAPERED AND PHASED
                 ELEMENT ARRAY. IT IS INTENDED FOR AN INTEL 8031 MICRO-CONTROLLER AND
                 SPECIALLY DESIGNED HARDWARE BOARDS. ADDITIONAL INFORMATION EXPLAINING
                 THE 8031 MICRO-CONTROLLER IS AVAILABLE FROM INTEL CORPORATION.
                     THE PROGRAM INCLUDES SOME HARDWARE ERROR DETECTION, NON-ESSENTIAL
              ;* TO CONTROLLING THE ANTENNA ARRAY.
              0100
                     ORG
                            $100
                                   ;also expect 0000 contains : AJMP 105 (= 21 05 Hex)
0020
                     EQU
                                               000B contains : AJMP 102 (= 21 02 Hex)
              ISM
                            32
                     EQU
0021
             DSW
                            33
                                               0023 contains : AJMP 100 (= 21 00 Hex)
0022
             TSLICEL EQU
                                                     These addresses are fixed by the
                            34
0023
             TSLICEH EQU
                            35
                                                     processor interrupt service
0031
             XYBUF
                     EQU
                            49
                                                     hardware.
0032
             IRBUF
                     EQU
                            50
0033
             OBUF
                     EQU
                            51
0034
             LENGTH EQU
                            52
                     EQU
0087
             PCON
                            87H
                     EQU
0035
             TEMPL
                            53
                     EQU
             HEMPH
0036
                     AJMP
                            SERIAL
0100 615A
0102 8198
                     AJMP
                            TINT
0104 00
                     NOP
                     CONFIG is a routine which performs two functions. First, it tests
                     for any stuck-at-type faults in the external data memory, and in
                     some of the internal registers. Second, it configures the processors
                     internal hardware by initializing the contents of several Special
                     Function Registers (SFRs).
0105 D203
             CONFIG: SETB
                            ISW.3
                                          ;set "hardware reset" flag
0107 75A800
             TEST: MOV
                            IE.
                                   #00H
                                           ; disable all interrupts
010A C2B5
                     CLR
                            P3.5
                                          ;clear external flags
010C C2B4
                    CLR
                            P3.4
```

010E	C A	רו ם	٨		. tact	for stuck-at-0 faults in the low
		CLR	A noro	#0000H	; test	
	900000	VON	DPTR,			;order 11 bits of the data memory.
0112		MOVX	eDPTR,	A		;addressing by writing a unique value
	758201	MOV	DPL,	#01H		;to each memory address 2^i (for i=
0116		INC	Annth			; 0,11) and then reading back from
0117		MOVX	eDPTR,	A		;these addresses
	758202	VOM	DPL,	#02H		
0118		INC	Annzn	٨		
0110		MOVX	ederr,	A AA		
0120	758204	MOV	DPL,	₩04H		
0120		INC MOVX	Anoto	۸		
	758208	HOV	@DPTR, DPL,	A #08H		
0125			•	#VOII		
0125		INC MOVX	Anoto	λ		
			eDPTR, DPL,	A		
0127 012A	758210	MOV INC	A	#10H		
012B				۸		
	758220	MOVX	DPL,	.A #20H		
012E		INC	A	4700		
0130		HOVX	eDPTR,	A		•
	758240	NOV	DPL,	#40H		
0134		INC	A	# TVII		
0135		XVON	edetr,	Α		
	758280	HOV	DPL,	#80H		
0139		INC	A			
013A		KVOM	edptr,	A		
	900100	MOV	DPTR,	#0100H		
013E		INC	A			
013F		XVOM	eDPTR,	A		
0140	758302	YOM	DPH,	#02H		
0143	04	INC	Α .			
0144	F0	KVOM	eDPTR,	A		
0145	758304	MOV	DPH,	#04H		
0148	04	INC	A			
0149	F0	KVOM	@DPTR,	A		
014A	900000	MOV	DPTR,	#0000#		
014D	75F000	HOV	В,	#00H		
0150 1		XVOM	Α,	€DPTR		•
	B5F045	CJNE		HEME		
0154		INC	В			
	758201	MOV		#01H		
0159 8		XVOM	•	eDPTR		
	B5F05C	CJNE		HEHE		
0150 (INC	В	***		
	758202 	HOV		#02H		
0162 8		HOVX	•	edptr		
	B5F053	CJNE		MEHE		
0166 (INC	B	#A#12		
	758204 -^		•	#04H		
016B 8	±V	MOVX	Α,	⊉DPTR		

016C B5F04A		CJNE	А, В,	HEME	
016F 05F0		INC	В		
0171 758208		MOV	DPL,	#08H	
0174 E0		XVOM	A,	e DPTR	
0175 B5F041		CJNE	А, В,	MEME	
0178 05F0		INC	В		
017A 758210		MOV	DPL,	#10H	
017D E0		XVOM	Α,	e DPTR	
017E B5F038		CINE	А, В,	MEME	
0181 05F0		INC	В		
0183 758220		MOV	DPL,	#20H	
0186 E0		KVOĦ	Α,	e DPTR	
0187 85F02F		CJNE	А, В,	MEME	
018A 05F0		INC	В		
018C 758240		VOM	DPL,	#40H	
018F E0		HOVX	Α,	e DPTR	
0190 B5F026		CJNE	Α, Β,	MEME	
0193 05F0		INC	В		
0195 758280		VOM	DPL,	#80H	
0198 EO		MOVX	Α,	ed PTR	
0199 B5F01D		CJNE	Α, Β,	MEME	
019C 05F0		INC	В		
019E 900100		MOV	DPTR,	# 0100H	,
01A1 E0		MOVX	Α,	ODPTR	
01A2 B5F014		CJNE	Α, Β,	MEME	
01A5 05F0		INC	В		
01A7 758302		MOV	DPH,	#02H	•
01AA E0		MOVX	Α,	EDPTR	
01AB B5F00B		CJNE	Α, Β,	HEHE	
01AE 05F0		INC	8		
01B0 758304		VOK	DPH,	#04H	
01B3 E0		MOVX	Α,	edptr	
01B4 B5F002		CJNE	А, В,	MEME	
0187 2188		AJMP	SAO		
01B9 D2B5	MEME:	SETB	P3.5		; if there is an error, set the error flag
01BB E4	SAO:	CLR	Α		;test for stuck-at-1 type faults in the low
01BC 9007FF		VOM	DPTR,	#07FFH	;order 11 bits of the data memory
01BF F0		XVOK	@DPTR,	Α	;addressing by writing a unique value
01C0 7582FE		MOV	DPL,	#OFEH	;to each memory address 2^11 - 1 -2^i
0103 04		INC	A		(for i=0,11) and then reading back
0104 F0		XVOM	@DPTR,	A	from of these addresses
01C5 7582FD		MOV	DPL,	#OFDH	,
0108 04		INC	A		
01C9 F0		MOVX	@DPTR,	A	
01CA 7582FB		MOV	DPL,	#OFBH	
01CD 04		INC	A		
01CE F0		MOVX	edptr,	Α	
01CF 7582F7		MOV	DPL,	‡ 0F7H	
01D2 04		INC	A		
01 0 3 F0		MOVX	edetr,	A	
01D4 7582EF		MOV	DPL,	#0EFH	
			•		

0107 04	INC	A	
01D8 F0	MOVX	@DPTR,	Α
01D9 7582DF	MOV	DPL,	#ODFH
01DC 04	INC	A	
01DD F0	MOVX	€DPTR,	A
01DE 7582BF	VOH	DPL,	#OBFH
01E1 04	INC	A	
01E2 F0	KVOM	edetr,	A
01E3 75827F	MOV	DPL,	≇7FH
01E6 04	INC	Α	
01E7 F0	XVOM	€DPTR,	A
01E8 9006FF	MOV	DPTR,	#06FFH
01EB 04	INC	Α	
01EC F0	MOVX	edptr,	Α
01ED 758305	MOV	DPH,	#05H
01F0 04	INC	A	
01F1 F0	XVOK	eDPTR,	Α .
01F2 758303	YOK	DPH,	#03H
01F5 04	INC	A	
01F6 F0	XVOM	edptr,	A
01F7 9007FF	MOV	DPTR,	#07FFH
01FA 75F000	MOV	В,	#00H
OIFD EO	XVOM	Α,	e DPTR
01FE B5F07B	CINE	А, В,	NEME2
0201 05F0	INC	В	
0203 7582FE	MOV	DPL,	#0FEH
0206 E0	XVOK	Α,	edptr
0207 B5F072	CINE	Α, Β,	HEME2
020A 05F0	INC	В	
020C 7582FD	VOH	DPL,	#OFDH
020F E0	MOVX	Α,	edptr
0210 B5F069	CJNE	Α, Β,	HEME2
0213 05F0	INC	В	
0215 7582FB	MOV	DPL,	#OFBH
0218 E0	XVOM	Α,	edptr
0219 B5F060	CJNE	А, В,	MEME2
021C 05F0	INC	В	
021E 7582F7	VOM	DPL,	#0F7H
0221 E0	XVOK	Α,	edptr
0222 B5F057	CJNE	А, В,	MEME2
0225 05F0	INC	В	
0227 7582EF	VOh	DPL,	#0EFH
022A E0	MOVX	Α,	@DPTR
022B B5F04E	CJNE	Α, Β,	MEME2
022E 05F0	INC	В	
0230 7582DF	MOV	DPL,	#ODFH
0233 E0	XVOH	A,	e DPTR
023 4 B5F045	CJNE	А, В,	MEHE2
0237 05F0	INC	B	
0239 7582BF	MOV	DPL,	#OBFH
023C E0	MOVX	Α,	€DPTR

```
A, B, MEME2
023D B5F03C
                        CJNE
                        INC
                                В
0240 05F0
                                DPL,
0242 75827F
                        MDV
                                        #7FH
0245 E0
                        HOVX
                                Α,
                                         eDPTR
                        CJNE
                                        MEME2
0246 B5F033
                                Α,
                                   В,
0249 05F0
                        INC
                                В
                        MOV
                                DPTR,
                                        #06FFH
024B 9006FF
024E E0
                        MOVX
                                        edptr
                                Α,
024F B5F02A
                        CJNE
                                    В,
                                        MEME2
                                Α,
0252 05F0
                        INC
                                В
0254 758305
                        MOV
                                DPH,
                                        $05H
                        MOVX
                                         edptr
0257 E0
                                Α,
                                Α, Β,
0258 B5F021
                        CJNE
                                        MEME2
025B 05F0
                        INC
                                В
0250 758303
                        VOM
                                DPH,
                                        #03H
                                        edptr
0260 E0
                        MOVX
0261 B5F018
                        CJNE
                                Α, Β,
                                        MEME2
0264 74FF
                        MOV
                                        #OFFH
                                                ;test for stuck-at-0 faults in the data
                                Α,
0266 F5F0
                        YOM
                                В,
                                        A
                                                 :path of RAM
                                epptr.
0268 F0
                        MOVX
                                        Α
0269 7400
                        HOV
                                Α,
                                        #000H
026B E0
                        MOVX
                                        edptr
                                Α,
026C B5F00D
                        CJNE
                                    В,
                                        MEME2
                                Α,
026F 7400
                        VOM
                                        #000H
                                                 ;test for stuck-at-1 faults in the data
                                Α,
0271 F5F0
                        MOV
                                В,
                                        Α
                                                 ;path of RAM
0273 F0
                        MOVX
                                epptr.
0274 74FF
                        VOM
                                        #OFFH
                                Α,
                                        @DPTR
0276 E0
                        MOVX
                                Α,
0277 B5F002
                        CJNE
                                A, B,
                                        MEME2
                        AJMP
027A 417E
                                IRAM
027C D2B5
                        SETB
                                P3.5
                                                 ; if there is an error, set the error flag
               MEME2:
027E E4
                        CLR
                                                 ;test internal registers for stuck-at-1
               IRAM:
                                A
                                                 ;faults
027F F5F0
                        MOV
                                В,
0281 B5F048
                        CJNE
                                Α, Β,
                                        IRAME
                                SP,
0284 F581
                        MOV
0286 858143
                        CINE
                                A, SP, IRAME
0289 F521
                        MOV
                                DSW.
                        CJNE
                                A, DS#, IRAME
028B B5213E
                        VOM
028E F522
                                TSLICEL,
0290 B52239
                        CJNE
                                A, TSLICEL, IRAME
0293 F523
                        YOM
                                TSLICEH, A
0295 B52334
                        CJNE
                                A, TSLICEH, IRAME
                        MOV
0298 F535
                                TEMPL, A
                                A, TEMPL, IRAME
029A B5352F
                        CINE
0290 F536
                        MOV
                                TEMPH, A
                        CJNE
                                A, TEMPH, IRAME
029F B5362A
                                XYBUF, A
02A2 F531
                        VOH
                                A, XYBUF, IRAME
02A4 B53125
                        CINE
02A7 F532
                        MOV
                                ZRBUF. A
                        CJNE
                                A, IRBUF, IRAME
02A9 B53220
02AC F533
                        YOM
                                OBUF, A
```

```
02AE B5331B
                       CJNE
                               A, OBUF,
                                                IRAME
                       MOV
                               LENGTH, A
02B1 F534
                               A. LENGTH, IRAME
02B3 B53416
                       CJNE
                       MOV
02B6 F500
                               00H,
                               A, OOH, IRAME
02BB B50011
                       CJNE
02BB F501
                       VOM
                               01H,
                                     A
                       CJNE
                               A, OIH, IRAME
02BD B5010C
                       YOM
02C0 F502
                               02H,
                       CJNE
                               A, 02H, IRAME
02C2 B50207
02C5 F507
                       YOH
                               07H,
                       CJNE
                               A, 07H, IRAME
02C7 B50702
02CA 41CE
                       AJMP
                               SA02
02CC D2B5
                                                ; if there is an error, set the error flag
               IRAME:
                       SETB
                               P3.5
02CE 74FF
               SA02:
                       MOV
                                       ₽0FFH
                                               ;test internal registers for stuck-at-0
                               Α,
                               В,
                                               ;faults
                       MOV
02B0 F5F0
                                       Α
                                       IRAME2
                       CJNE
                               А, В,
02D2 B5F048
02D5 F5B1
                       MOV
                               SP,
02D7 B58143
                       CJNE
                               A, SP, IRAME2
02DA F521
                       MOV
                               DS₩,
                               A, DSW, IRAME2
                       CJNE
02DC B5213E
02DF F522
                       MOV
                               TSLICEL, A
02E1 B52239
                       CJNE
                               A, TSLICEL, IRAME2
                       MOV
                               TSLICEH, A
02E4 F523
                       CJNE
                               A, TSLICEH, IRAME2
02E6 B52334
02E9 F535
                       VOM
                               TEMPL, A
                       CJNE
                               A, TEMPL, IRAME
02EB B535DE
                       YOM
                               TEMPH, A
02EE F536
                               A, TEMPH, IRAME
02F0 B536D9
                       CJNE
02F3 F531
                       YOM
                               XYBUF, A
                       CJNE
                               A, XYBUF, IRAME2
02F5 B53125
                               ZRBUF, A
02F8 F532
                       MOV
                               A, ZRBUF, IRAME2
02FA B53220
                       CJNE
02FD F533
                       MOV
                               OBUF, A
02FF B533CA
                       CJNE
                               A, OBUF,
                                               IRAME
                       MOV
                               LENGTH, A
0302 F534
                       CJNE
                               A, LENGTH, IRAME2
0304 B53416
0307 F500
                       MOV
                               00H,
                               A, OOH, IRAME
                       CJNE
0309 B500C0
                       MOV
030C F501
                               01H,
                                     Α
                               A, 01H, IRANE
030E B501BB
                       CJNE
0311 F502
                       MOV
                               02H, A
                       CJNE
                               A, 02H, IRAME
0313 B502B6
                               07H, A
                       YOM
0316 F507
                               A, 07H, IRAME
0318 B507B1
                       CJNE
                       AJMP
031B 611F
                               INIT
                                               ; if there is an error, set the error flag
0310 D2B5
               IRAME2: SETB
                               P3.5
                                               ;initialize status words
031F E4
                       CLR
               INIT:
                               Α
0320 F521
                       MOV
                               DS¥.
                                       A
0322 C206
                       CLR
                               ISW.5
                                                       ;initialize timeslice for default setting of
                       MOV
                               TSLICEH,
                                               #OFFH
0324 7523FF
                       MOV
                               TSLICEL,
                                               #80H
                                                       ; maximum speed
0327 752280
```

032A	75D000		MOV	PSW,	#00H	;select register bank 00
0320	758921		MOV	TMOD,	#21H	;TIMERO:MODE1 16-bit / TIMER1:mode2 autoload
0330	758850		MOV	TCON,	#50H	
0333	758780		VOM	PCON,	#80H	
0336	300308		JNB	ISW.3,	BYPASS	;bypass next 3 steps if not a hardware reset
0339	759840		VOK	SCON,	#40H	;conf. serial port for 10-bit frame (MODE1)
033C	758148		VOK	SP,	#48H	;initialize stack pointer
033F	C204		CLR	ISW.4		
0341	758DF3	BYPASS:	MOV	TH1,	#243	;BAUD=crystal freq./12*16*(256-value in TH1)
	75B802		MOV	IP,	#02H	;interrupt priority: TIMERO > UART
	75A890		VOM	ΙE,	#90H	;enable serial interrupt
	D29C		SETB	REN		;enable serial port reception
	200307		JB	ISW.3,	HARDR	;check for hardware reset
	30B502		JNB	P3.5,	HARDOK	;goto ERROR1 if hardware error was detected
	9170		AJMP	ERROR1		
	815E	HARDOK:		RPLY		;send reply in response to software RESET
	C203	HARDR:		ISW.3		;clear "hardware reset" flag
0358	81F5		AJMP	WAIT		;wait for an interrupt
		;				
		;				
		;				
		j	CCDIAL		.	iki fid-
		•				service routine for processing commands
				ta recei	veo trom	the central controller through the serial
		į	port.			
0750	209805	SERIAL:	10	RI,	RECEIVE	;goto RECEIVE if there was a reception
	C299	aci/1um:	CLR	TI	HESELYE	totherwise clear transmit flags and return
	C204		CLR	ISW.4		focuerate crear transmit stays and setting
0361			RETI	IUNE:		
	COEO	RECEIVE		ACC		;save the Acc.
	E599		MOV	Α,	SBUF	y July Committee The Committee Commi
	B4D202			•		;check for Restart command
	2107		AJMP	TEST	,	,,
	20B536	NOTRES:		P3.5,	JSRET	;ignore command if error flag is set
	300002		JNB	Ρ,	POK	;goto ERROR4 if the word has odd parity
	817C		AJMP	ERROR4		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	E521	POK:	MOV	Α,	DSW	;goto DATA if expecting data -
	7002		JNZ	DATA		72
0377	61F4		AJMP	COMMAND		
0379	E599	DATA:	MOV	Α,	SBUF	;decide what type of data was recieved
037B	20E62E		JB	ACC.6,	JUMP3	
037E	30E52B		JNB	ACC.5,	JUMP3	
	30E428		JNB	ACC.4,	JUMP3	
0384	540F		ANL	Α,	#0FH	;isolate 4-bit data in low nibble of Acc.
0384						;decide what type of data was recieved
0386	200F14		JB	DS₩.7,	LHN	;Length High Nibble?
0389	200E1A		1B		LLN	;Length Low Nibble?
0380	200D25		JB	DSW.5,	XD	;X data?
03 8F	200C2A		JB	DSW.4,	YĐ	;Y data?
0392	200830		JB	DSW.3,	ZD	; I data?

0395	200A35		JB	DSW.2,	RFD	;R data?
0398	20094A		JB	DS₩.1,	TSD	;TimeSlice?
0398	8170		AJMP	ERROR1		;never executed under proper operation
039D	C4	LHN:	SWAP	Α		
039E	F534		MOV	LENGTH,	A	
03A0	C20F		CLR	DSW.7		
	D20E		SETB	DSW.6		
	816B	JSRET:	AJMP	SRET		
	4234	LLN:	ORL	LENGTH,	A	
	E534		MOY	Α,		;goto ERROR3 if (LENGTH) = 0
	7002		JNZ	LOK		•••
	8178	JUMP3:	AJMP	ERROR3		
	C20E	LOK:	CLR	DSW.6		
	D20D		SETB	DSW.5		
	816B		AJMP	SRET		
03B4		XD:	SHAP	A		;process X coordinate of data point
03B5			MOV	R7,	Α	,
	C20D		CLR	DSW.5		
	D20C		SETB	DSW.4		
	816B		AJMP	SRET		
03BC		YD:	ORL	A,	R7.	;process Y coordinate of data point
03BD		141	MOVX	eDPTR,	A	;save XY in external memory
03 BE			INC	DPTR		y save at an excellent water,
	C20C		CLR	DSW.4		
	D20B		SETB	DSW.3		
			AJMP	SRET		
	816B	ZD:	SWAP	A		;process Z coordinate of data point
0305		LUi			A	things t constituets of data bottle
0304			MOV CLR	R7, DSW.3	n	·
	C20B					
	D20A		SETB	DSW.2		
	816B	nen.	AJMP	SRET	3047	D istancity (actor of data point
	24F7	RFD:	ADD	A,	₹247	;process R intensity factor of data point ;goto ERROR4 if R intensity factor > 8
	40DB		JC	JUMP3	4047	igueu chhun4 it h incensity factor / o
	94F7		SUBB	Α,	#247 97	
0303			ORL	A,	R7	76 (L)
03D4			XVOM	edptr,	A	;save ZR in external memory
0305			INC	DPTR		
	C20A		CLR	DSW.2		THERE IS A PROTUCT A COUNTY
03 D8			MOV	Α,		;goto INCDP if (LENGTH) not = (COUNT)
	B53404		CJNE		TH, INCOM	
	D206		SETB	ISW.6		;set flag and send reply if data is complete
	815E		AJMP	RPLY		
03E0		INCOP:	INC	R2		;prepare for next data point
	D20D		SETB	DSW.5		
	816B		AJMP	SRET		
03E2	44F0	TSD:	ORL	A,	#0F0H	;process TIME SLICE data
03E7			SETB	C		
03 E8			RRC	A		; 11111ABCD0000000 (ABCD=TSLICE data)
03 E9	F523		VOH	TSLICEH	-	1
03EB	752200		MOV		#00H	; TSLICEH TSLICEL
03EE	9217		MOV	TSLICEL	.7, C	

	C209		CLR	DSW.1		
	815E		AJMP	RPLY		
		COMMAND:		Α,		;decide what command was recieved
	B44E02		CJNE		i, BE	;No Operation?
03F9			AJMP	RPLY		
		8EG:	CJNE	A, #42h	i, st	;Begin?
03FE			AJMP	BEGIN		
		ST:	CJNE	A, \$53H	i, DAT	;Stop?
0403			AJMP	STOP		
		DAT:	CJNE	A, #50}	i, TS	;Path?
0408			AJMP	PATH		_
		TS:	CJNE		H, IN	¡Time Slice data?
040D			AJMP	TSLICE		
040F	5430	IN:	ANL			;an intensity factor?
0411	B43060		CJNE			R2 ;not recognizable as a command
0414	E599		YOM		SBUF	
0416	540F		ANL	•	#0FH	;mask off all but last 4 bits
0418	75F0F7		AOA	В,	#247	goto ERROR2 if factor is out of bound;
041B	25F0		ADD	Α,	В	
0410	4055		JC	ERROR2		
041F	9156		AJMP	INTEN		
0421	30065C	BEGIN:	JNB	ISW.6,	ERROR5	;cannot begin without data for scanpath
0424	85238C		VOM	THO,	TSLICE	;initiate cycle of timer interrupts
0427	B5228A		VOM	TLO,	TSLICE	
042A	C28D		CLR	TF0		
0420	D2A9		SETB	IE.1		
042E	D207		SETB	ISW.7		;prepare to begin scan with first data point
0430	7800		MOV	RO,	#00H	
0432	7901		MOV	Ri,	#01H	
0434	AA34		VOM	R2,	LENGTH	
0436	815E		AJMP	RPLY		
0438	C2A9	STOP:	CLR	IE.1		;disable timer interrupt cycle
043A	C2B4		CLR	P3.4		turn off the antenna array;
043C	815E		AJMP	RPLY		
043E	C2B4	PATH:	CLR	P3.4		;turn off the array
0440	C2A9		CLR	IE.1		;disable timer interrupt cycle
0442	752180		MOV	DSW,	#80H	;initialize for reception of a new data path
0445	C206		CLR	ISW.6		
0447	758200		YOM	DPL,	#00H	
044A	758300		VOM	DPH,	#00H	
044D	7A01		VOM	R2,	#01H	
044F	816B		AJMP	SRET		•
0451	752102	TSLICE:	MOV	DSW,	#02H	;set the Data Status Word
0454	8168		AJMP	SRET		
0456	859933	INTEN:	VOK	•	SBUF	;store new O factor
0459	53330F		ANL	OBUF,	#OFH	•
045C	815E		AJMP	RPLY		
045E	300405	RPLY:	JHB	ISW.4,	SOK1	;wait for completion of current transmission
0461	3099FA		JNB	TI,	RPLY	•
0464	C299		CLR	TI .		
0466	D204	SOK1:	SETB	ISW.4		

```
0468 759903
                       YOM
                                SBUF,
                                        #0C3H
                                                ;send "command execution completed" code
                       POP
                                                ;restore Acc.
046B D0E0
               SRET:
                                ACC
046D C298
                       CLR
                                RI
                                                ;clear serial interrupt flag
046F 32
                       RETI
                       These routines each transmit a unique error message to the central
                       controller through the serial port. In addition, a routine
               ţ
                       disables the timer interrupt, turns off the antenna array, and sets
               ;
                        an external error flag.
0470 745A
               ERROR1: MOV
                                        #5AH
                                                ;load Acc. with the type 1 error code
                                ERROR
0472 8184
                        AJMP
                                        $59H
                                                ;load Acc. with the type 2 error code
0474 7459
               ERROR2: MOV
                                Α,
                                ERROR
0476 8184
                        AJMP
0478 7408
               ERROR3: MOV
                                Α,
                                        #0D8H
                                                ;load Acc. with the type 3 error code
                               ERROR
047A 8184
                        AJMP
                                        #0D7H
                                                :load Acc. with the type 4 error code
047C 74D7
               ERROR4: MOV
                                Α,
                                ERROR
047E 8184
                        AJMP
                                                ;load Acc. with the type 5 error code
               ERRORS: MOV
                                        #56H
0480 7456
0482 8184
                        AJMP
                                ERROR
                                        SOK2
                                                ; wait for completion of current transmission
0484 300405
               ERROR:
                       JNB
                                ISW.4,
                                        ERROR
0487 3099FA
                        JNB
                                TI,
048A C299
                       CLR
                                TI
                       SETB
                                ISW.4
048C D204
               SOK2:
                       VOK
048E F599
                                SBUF,
                       CLR
                                IE.1
                                                disable timer interrupts and counters
0490 C2A9
0492 C2B4
                       CLR
                                P3.4
                                                turn off the array
0494 D2B5
                       SETB
                               P3.5
                                                ;set external error flag
0496 8168
                       AJMP
                                SRET
               ;
                       TINT is an interrupt routine for repeatedly "scanning" a series of
                       data points. The routine is initiated by TIMERO overflow at
                       regular intervals (real time) when timer interrupt is enabled.
                                  Note: ON = (RO), OFF = (RI), and COUNT = (R2)
               ;
               ţ
0498 85228A
               TINT:
                       MOV
                                TLO.
                                        TSLICEL ; reload the timer
                                THO,
                                        TSLICEH
0498 85238C
                       MOV
                                                ;save the Acc.
049E C0E0
                       PUSH
                                ACC
                       JNB
                                       ONOFF
                                                ;goto ONOFF unless new coordinates required
04A0 30070B
                                ISW.7.
04A3 C2B4
                       CLR
                                P3.4
                       MOVX
                                        eDPTR
04A5 E0
0486 853582
                       HOV
                                DPL.
                                        TEMPL
                       MOV
                                DPH,
                                        TEMPH
0449 853683
04AC C207
                       CLR
                                ISW.7
04AE B80005
               ONOFF:
                       CJNE
                                RO, #OOH, DECON ;goto DECON if (ON) not = 0
                       CLR
                               P3.4
04B1 C2B4
                       DEC
                                R1
                                                ;decrement (GFF)
0483 19
```

```
ONPOFF
04B4 81B9
                        AJMP
                       SETB
                                P3.4
04B6 D2B4
               DECON:
                        DEC
                                                 ;decrement (ON)
0488 18
                                RO
                                                 ; goto ENDR if [(ON) + (OFF)] not = 0
04B9 EB
               ONPOFF: MOV
                                Α,
                                        RO
04BA 29
                        ADD
                                Α,
04BB 7035
                        JNZ
                                ENDR
                                ISW.7
                                                 ;set "new X,Y,Z" flag
04BD D207
                        SETB
                                                 ;goto LOADBUF if (COUNT) not = (LENGTH)
04BF EA
                        MOV
                                Α,
                                        R2
                                A, LENGTH, LOADBUF
                        CINE
04C0 B53406
04C3 E4
                        CLR
                                Α
                                                 ;reset memory pointer to first data point
                        MOV
04C4 F583
                                DPH,
                                        Α
                                DPL.
04C6 F582
                        YOM
                                        A
04C8 FA
                        MOV
                                R2,
                                        A
                                                 ;load XYBUFF and ZRBUF with next data point
04C9 E0
               LOADBUF: MOVX
                                         edptr
04CA F531
                        MOV
                                XYBUF,
                                DPTR
04CC A3
                        INC
04CD E0
                        MOVX
                                Α,
                                         edptr
                        MOV
04CE F532
                                ZRBUF,
04D0 A3
                        INC
                                DPTR
                        INC
04D1 0A
                                R2
                                                 ;increment data point counter
                                Α,
                                         ZRBUF
                                                 ; (ON) = O * R for next data point
04D2 E532
                        VOM
04D4 540F
                        ANL
                                         #0FH
                                Α,
                                        OBUF
04D6 8533F0
                        MOV
                                ₿,
04D9 A4
                        MUL
                                AB
04DA F8
                        MOV
                                RO,
                                C
04DB C3
                        CLR
                                                 ;(OFF) = 64 - (ON)
                        MOV
                                Α,
                                        #64
04DC 7440
                                Α,
                                        RO
04DE 98
                        SUBB
04DF F9
                        VOM
                                R1,
                                        Α
04E0 858235
                        MOV
                                TEMPL,
                                        DPL
                                                 ;place 8ZXY Hex, in the DPTR
                        YOM
                                TEMPH,
                                        DPH
04E3 858336
04E6 853182
                        MOV
                                DPL,
                                         XYBUF
04E9 E532
                        VOM
                                         ZRBUF
                                Α,
04EB C4
                        SHAP
                                Α
                                         #OFH
04EC 540F
                        ANL
                                Α,
04EE D2E7
                        SETB
                                ACC.7
                                DPH,
04F0 F583
                        VOH
               ENDR:
                        POP
                                ACC
04F2 D0E0
                                                 ;restore Acc.
04F4 32
                        RETI
               ;;
                        WAIT is a loop which is executed when waiting for an interrupt
               WAIT:
04F5 81F5
                        AJMP
                                WAIT
               ;;
                         END
0000
```

AVOCET SYSTEMS 8051 CROSS-ASSEMBLER - VERSION 1.09

SOURCE FILE NAME: SOURCE, ASM ---- SYMBOL TABLE ----

ACC	00E0	ERROR4	047C	LLN	03 A 4	RI	00 98	THO	0080
В	00F0	ERROR5	0480	LOADBUF	0409	BBFA	045E	TH1	0080
BEG	03FB	HARDOK	0354	LOK	03AE	SAO	01 9 B	TI	0099
BEGIN	0421	HARDR	0356	MEME	0189	SA02	02CE	TINT	0498
BYPASS	0341	IE	00A8	MEME2	0270	SBUF	0099	TL0	008A
COMMAND	03F4	IN	040F	NOTRES	03 6B	SCON	0098	TMOD	0089
CONFIG	0105	INCOP	03E0	OBUF	^033	SERIAL	035A	TS	040A
DAT	0405	INIT	031F	ONOFF	04AE	SOK1	0466	TSD	03E5
DATA	0379	INTTN	0456	ONPOFF	04B9	90K2	0 48 C	TSLICE	0451
DECON	0486	IP	0088	Р	00 D 0	SP	0081	TSLICEH	0023
DPH	0083	IRAM	027E	P3	00B0	SRET	046B	TSLICEL	0022
DPL	0082	IRAME	0200	PATH	043E	ST	0400	TIAK	04F5
DSW	0021	IRAME2	031D	PCON	0087	STOP	0438	XD	0384
ENDR	04F2	ISW	0020	POK	0373	TCON	0088	XYBUF	0031
ERROR	0484	JSRET	03A4	PS₩	0000	TEMPH	0036	YD	03BC
ERROR1	0470	JUMP3	03AC	RECEIVE	0362	TEMPL	0035	ZD	03C5
ERROR2	0474	LENGTH	0034	REN	0090	TEST	0107	ZRBUF	0032
ERROR3	0478	LHN	039D	RFD	03CD	TF0	080		

APPENDIX B

GENERATING EPROM LOOK-UP TABLES

This appendix contains a crude and simple program which will generate look-up tables for the EPROMs on the element driver board(s). It has been written in Apple-Basic, and can be executed on an Apple IIe computer which contains an 80-column display card and a disk drive. The file name is LUTG (short for: Look-Up-Table Generator).

```
10 REM THIS APPLE II PROGRAM WAS WRITTEN WITH THE AID OF JOHN MCCARTHY
12 REM AND DAVE PADGITT.
13 REM
14 REM
15 REM
50 REM THE FOLLOWING PROGRAM CREATES THE LOOK-UP-TABLES FOR THE EPROMS
51 REM OF THE PHASED ARRAY CONTROLLER ON THE ELEMENT DRIVER BOARD(S).
52 REM THE PROGRAM CAN HANDLE UP TO 64 ELEMENTS. IT GENERATES A GROUP
53 REM OF BINARY FILES ON DISK WHICH CAN THEN BE USED TO BURN LOOK-UP-
54 REM TABLE EPROMS.
55 REM
56 REM THE FIRST PART OF THE PROGRAM PROMPTS THE USER FOR ALL
57 REM NECESSARY INFORMATION ABOUT THE ARRAY CONFIGURATION.
100 D$ = CHR$ (4)
150 PRINT D$; "PR#3"
200 DIM F(16), Z(16), X(16)
300 INPUT "NUMBER OF ELEMENTS ? "; N
350 T = INT (N)
355 IF T < > N THEN 60TO 30300
360 IF N < 1 THEN GOTD 30300
365 IF N > 64 THEN GOTO 30300
400 INPUT "ELEMENT SPACING (MM) ?":S
450 IF S < 0 THEN GOTO 30400
455 IF S > 50 THEN 60TO 30400
500 FOR H = 0 TO 15
510 PRINT
400 PRINT "Y=";H;" CORRESPONDS TO ? (KHZ) "
700 INPUT F(H)
710 PRINT
750 IF F(H) < 400 THEN GOTO 30000
755 IF F(H) > 1000 THEN GOTO 30000
800 NEXT H
900 FRINT "X AXIS DISTANCES RELATIVE TO THE CENTER OF THE ARRAY"
910 PRINT
1000 FOR H = 0 TO 15
1010 PRINT
1100 PRINT "X=";H;" CORRESPONDS TO ? (MM)"
1200 INPUT X(H)
1210 PRINT
1250 IF X(H) < - 100 THEN GOTO 30100
1255 IF X(H) > 100 THEN GOTO 30100
1500 PRINT "I AXIS DISTANCES RELATIVE TO THE CENTER OF THE ARRAY"
1505 PRINT
1510 FOR H = 0 TO 15
1515 PRINT
1600 PRINT "Z=";H;" CORRESPONDS TO ? (MM)"
1700 INPUT Z(H)
1710 PRINT
1750 IF Z(H) < 50 THEN GOTO 30200
1755 IF Z(H) > 200 THEN 60TO 30200
1800 NEXT H
1900 HOME
1955 REM
1956 REM
1960 PRINT "NUMBER OF ELEMENTS IS ":N
1962 PRINT "ELEMENT SPACING IS ";S;" (MM.)"
```

```
2000 PRINT TAB( 10); "X (IN MM)"; TAB( 15); "Y (IN KHz)"; TAB( 15); "Z (IN
      MM) "
    PRINT *____
2100
2200 FOR H = 0 TO 15
2300 PRINT TAB( 10); X(H); TAB( 19); F(H); TAB( 20); Z(H)
2400 NEXT H
2500 INPUT "ARE THESE VALUES CORRECT ? (Y/N) ";A$
2600 IF A$ = "N" THEN 60TO 300
2700 IF A$ = "Y" THEN GOTO 2900
2800 GOTO 2500
2840 REM
2850 REM THE FOLLOWING SERIES OF NESTED LOOPS WILL GENERATE THE BINARY
          LOOK-UP-TABLE FILES, AND STORE THEM ON THE DISK. THE FILES
2851 REM
2852 REM WILL ALL BE NAMED "ELEMENTS" WITH A POSTSCRIPT INDICATING
2853 REM WHICH PAIR OF ELEMENTS THE INDIVIDUAL FILES ARE FOR.
2854 REM
2855 REM THE DATA FOR ONE ELEMENT IS STORED IN THE UPPER NIBBLE OF
2856 REM THE X,Y, AND Z COORDINATE VALUES. THE DATA FOR THE NEXT
2857 REM ELEMENT FOR THE SAME COORDINATES IS STORED IN THE LOWER
2858 REM NIBBLE OF THE SAME ADDRESS.
2859 REM
2860 REM THE EQUATION USED TO CALCULATE THE BINARY VALUES IS:
2861 REM
           MOD 16< 16*F(J)/1500 * SQR ROOT<(X(I)-X(E))^2 + I(K)^2> >
            WHERE (I,J,K) IS THE COORDINATE FOCUS, AND X(E) IS THE
2862 REM
            DISTANCE FROM THE ORIGIN TO THE CENTER OF ELEMENT # E.
2863 REM
2900 FOR H = 0 TO 15
3000 F(H) = F(H) * 16 / 1500
3100 Z(H) = Z(H) ^ 2
3200 NEXT H
3205 REM OFFSET IS THE DISTANCE FROM THE ORIGIN TO THE CENTER
3206 REM
               OF ELEMENT NUMBER O
3210 \text{ OFFSET} = (N - 1) * 5 / 2
3250 FOR E = 0 TO N - 1 STEP 2
3260 PRINT "GENERATING LOOK-UP-TABLE FOR ELEMENTS "; E; "%"; E + 1
3300 FOR I = 0 TO 15
3400 FOR J = 0 TO 15
3500 FOR K = 0 TO 15
4000 ARGUMENT = (X(I) + OFFSET - (E * S)) ^ 2 + Z(K)
4100 HIGHNIBBLE = F(J) * SQR (ARGUMENT)
4200 ARGUMENT = (X(1) + OFFSET - ((E + 1) * S)) ^ 2 + I(K)
4300 LOWNIBBLE = F(J) * SQR (ARGUMENT)
4400 TEMP = LOWNIBBLE
4500 SOSUB 20000
4600 BUFFER = TEMP
4700 TEMP = HIGHNIBBLE
4800 GOSUB 20000
4900 BUFFER = (TEMP * 16) + BUFFER
4950 REM THE ADDRESS FOR DATA WITHIN THE LOOK-UP-TABLE IS
4952 REM
             OF THE FORM ZXY
5000 POKE 16384 + (256 * K) + (16 * I) + J, BUFFER
5002 PRINT I; J; K; * *, BUFFER
5100 NEXT K
5200 NEXT J
5300 NEXT I
5400 L$ = STR$ (E)
5500 L1$ = STR$ (E + 1)
5600 PRINT D$; "BSAVE ELEMENTS "; L$; "&"; L1$; ", A$4000, L$1000"
5700 NEXT E
```

```
19499 PRINT CHR$ (12); CHR$ (21)
19500 END
19900 REM THIS SUBROUTINE PERFORMS A MOD 16 FUNCTION ON THE
19901 REM CONTENTS OF TEMP. THE RESULTING 4 BIT VALUE IS RETURNED
19902 REM IN THE LOW NIBBLE OF TEMP.
20000 D = INT (TEMP / 16)
20100 TEMP = TEMP - (D * 16)
20200 TEMP = INT (TEMP)
20300 RETURN
30000 PRINT "VALUE MUST BE BETWEEN 400 AND 1000, TRY AGAIN"
30010 PRINT
30020 SOTO 600
30100 PRINT "VALUE MUST BE BETWEEN -100 AND 100, TRY ASAIN"
30110 PRINT
30120 60TO 1100
30200 PRINT "VALUE MUST BE BETWEEN 50 AND 200, TRY AGAIN"
30210 PRINT
30220 GOTO 1600
30300 PRINT "PLEASE ENTER INTEGER VALUE BETWEEN 0 AND 64"
30310 PRINT
30320 GOTO 300
30400 PRINT "ELEMENT SPACING MUST BE BETWEEN 0 AND 50 MM. , TRY AGAIN"
30410 PRINT
```

30420 GOTO 400

REFERENCES

- G. W. Henry Jr., "ASCII, Boudot and the Radio Amateur," Hal Communications Corp., Urbana, Illinois (1980).
- Intel Corporation, "Microcontroller Applications Handbook," Feb.
 1982.
- Intel Corporation, "Component Data Catalog," Jan. 1982.
- Intel Corporation, "Microontroller User's Manual," May 1982.
- P. J. Benkesser, "Investigation of Linear Phased Arrays for Hyperthermia Applications," M.S. Thesis, University of Illinois, Urbana, Illinois, 1983
- E. I. Muehldorf and A. D. Savakar, "LSI Logic Testing An Overview," IEEE Trans. on Computers vol. C-30, pp. 1-17, Jan. 1981.
- E. A. Nichols, J. C. Nichols, and K. R. Musson,

 Data Communication for Microcomputers: With Practical

 Applications and Experiments, McGraw-Hill, 1982. K. B.

 Ocheltree, "Theoretical Analysis of Ultrasonic Phased

 Arrays for Hyperthermia Treatment," M. S. Thesis,

 University of Illinois, Urbana, Illinois (1984).
- W. E. Sohl, "Selecting Test Patterns for 4K RAMs," IEEE Trans. on Manufacturing Technology," vol. MFT-6, pp. 51-60, Sept. 1977.